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Theorem: With the notation as above 
CO = f ( a T n - i ,  ..., 00, L i ,  ..., bo) 
CI = f(ao,am-i,a,,-2, ..., ai ,  bo, bm-i.bnL--2, ..., 61) 
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c,-1 = f(a,,-z, ..., aora,,-1, L - 2 ,  ..., bo, h - 1 )  
(4) 
The result is easy to show since f(u,-*, ..., a,, U,,,-,, b,n.2, ..., bo, b,,) 
is the first bit of l o ~ ( o ( a )  + o(p)) = logr(o(y)) = ( ~ ( c ) ) ~ ,  the first 
bit of which is cm-,. The argument is repeated for the other bits. 
This shows that the same f can be used to calculate each bit of the 
logarithmic representation of y = a + 0. f can easily be imple- 
mented with logic gates or be stored in a ROM. The concept is 
similar to the Massey-Omura multiplier for elements represented 
in the normal basis expansion. The structure of the adder is simi- 
lar to that of the Massey-Omura multiplier [ l ,  21. It is particularly 
well suited for a parallel-input-serial-output implementation. 
f has no known general analytical form. It satisfies 
(i)Au,,r-l, ..., a,, b,-], ..., bo) =Abm-,, ..., bo, a,-,, ..., a,) 
(ii)Aagn.,, ..., a,, a,,-,, ..., a,) = 1 




Example: Consider the field F23 E F2(Q where 5' = 5 + 1. 5 is 
primitive and can be used as the basis for the logarithmic repre- 
sentation. For example (1 1 1)2 = 7 represents the element 0 E F23 
and (101), = 5 represents the element = 5' + 5 + 1 E F23 in the 
logarithmic representation. For the addition, the Massey-Omura 
type adder uses the function 
f ( a z ,  a l ,  ao, b2,  b1, bo) = a~bob-2+a~b0bz+boa0az+b0b~~0 
+ boaoal+ bob2 + boa2 + haon1  +bl 
+a~bl+aoazbl+al  +albz+aoalbz 
+ b o b 1 ~ o + b o b ~ + a 2 b o b 1 + a ~ b ~ b 1  
+ 62no + aoazb2 + aoa2 + aoal+ 1 
( 5 )  
found by a computer search. It can be easily verified that the func- 
tion satisfies all three properties listed above. f can be optimised 
and implemented with 27 conventional logic gates. Hence, to add 
5' with C6 (5 = (101), and 6 = (IlO)J, we evaluate 
f(lO1,llO) = 1 = CO 
f ( 0 l l .  101) = 0 = c2 
f ( l l0 ,Oll)  = 0 = c1 
(6) 
from which the sum is found to be (OOl), = 1, i.e. 5' + 5 6  = 5. The 
Massey-Omura adder computes the result without transforming 
between the logarithmic representation and an F,-basis expansion 
representation. 
Conclusion: The architecture presented performs the sun1 of two 
elements in the logarithmic representation. An application requir- 
ing an electronic circuit to perform many multiplications, inver- 
sions, divisions and exponentiations but few additions on elements 
of Fzm would benefit from using the logarithmic representation. 
In this Letter integers are represented in the conventional binary 
2 expansion (unsigned). Other integer representations may yield 
simpler circuitry. The integer representation must satisfy the gen- 
eralised Massey-Omurd condition with respect to the addition [3]. 
By analogy with the Massey-Omura multiplier this corresponds to 
representing the elements of GF(2"') in an optimal (or at least a 
minimal) normal basis [4]. 
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Shunt bootstrapping technique to improve 
bandwidth of transimpedance amplifiers 
C .  Hoyle and A. Peyton 
The input capacitance of transimpedance amplifiers can limit their 
response time. One novel technique based on a shunt bootstrap 
method is shown to be of advantage to op-amp based circuits 
with a high transimpedance gain. 
Introduction: Transimpedance amplifiers using voltage feedback 
op-amps are widely used in applications when a moderatehigh 
bandwidth and a high sensitivity are required, such as photodi- 
odes, photomultipliers, electron multipliers and capacitive sensors. 
The conventional circuit, outlined in Fig. 1, presents a virtual 
earth and thus almost zero load impedance to the current source. 
At high frequencies and especially for high gain circuits, the total 
input capacitance CA can severely limit the available bandwidth 
from the circuit [l] or even cause a lightly dampediunstable 
dynamic response. A simple expression for the transimpedance 
gain of the circuit can be readily derived by assuming that the 
source resistance R, is infinite and that the op-amp has a single 
pole transfer function (pole frequency a,, and DC gain of A"): 
-z.Rf 
sz(C,+C ) R  (C"+C,)R, 
U ,  = 
A,,waf +s(c.fRffk+ A ,  
(1) 
0 C = 100pF, C = OpF 
C f  = 100pF, C$= 2.8pF 
0 C, = OpF, C, = OpF 
Using eqn. 1, typical plots are also shown in Fig. I ,  with R, = 
1MQ C, = 100pF,f, = 40% andf, = 4MHz. With no feedback 
capacitance C, the response has a resonant peak as a direct conse- 
quence of the source capacitance. This peak represents a lightly 
damped or unstable dynamic response. Lag compensation by 
introducing feedback capacitance (q  = 2.8pF) can be used to give 
a critically damped frequency response. However, this approach 
does not permit the full gain-bandwidth characteristic of the op- 
amp to be fully exploited. An effective reduction in source capaci- 
tance results in less feedback capacitance being required to obtain 
a critically damped response. The limit case, with C, = C, = 0, is 
also plotted. 
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Bootstrap approach: Bootstrapping techniques for reducing the 
input capacitance have been previously reported [2, 31 and several 
papers have described successful examples of transimpedance cir- 
cuits using series bootstrapping [4]. The basic bootstrapping prin- 
ciple is to use an additional buffer amplifier to actively charge and 
discharge to the input capacitance as required. Consequently, the 
effective source capacitance is reduced, enabling the overall band- 
width of the circuit to be increased. There are four possible boot- 
strap configurations (series or shunt bootstrapping modes, with 
either floating or grounded sources) which can be applied to the 
basic circuit. Previous published techniques have employed only 
the series technique, for example in the case of a photodiode boot- 
strapped by the source of the input FET [5, 61. In this Letter, we 
now describe a successful application of the shunt approach. 
l ’ b i a s  
Shunt mode bootstrap; The bootstrap principle was applied to the 
photodiode preamplifier circuit shown in Fig. 2, using an AC cou- 
pled bootstrap path (C, = 47nF). The frequency responses of the 
circuit with and without the bootstrap loop are compared in Fig. 2. 
w 
An LF353N op-amp, 1MR feedback resistor and a large area 
photodiode (type OSDl5-5T) were selected and the circuit was 
tested with an optical signal source. In the bootstrap circuit, the 
only feedback capacitance required to produce a near critically 
damped response was the parasitic capacitance possessed by the 
layout and feedback resistor. Without the bootstrap loop the cir- 
cuit required an additional 1.8pF of feedback capacitance to give 
a near critically damped response. It can be seen that the boot- 
strap circuit has twice the bandwidth of the standard circuit. Also 
included in Fig. 2 are the theoretical critically damped frequency 
responses of the two circuits using eqn. 1 and the small signal 
transfer function for the bootstrap circuit given below in eqn. 2. 
To obtain the small signal transfer function (eqn. 2) the source 
resistance was considered infinite and A1 and A2 were considered 
to be of the same type of op-amp with a single pole transfer func- 






where the characteristic equation is 
be attributed to this reduction in feedback capacitance, indicating 
the effect of bootstrapping in effectively reducing the source 
capacitance. Frequency responses for a range of op-amps and 
bootstrap circuits have been considered and these have been exten- 
sively compared to SPICE simulations with very good agreement. 
Finally, the step responses of the standard and bootstrap circuits 
are compared in Fig. 3. The mprovement in settling time can be 
clearly seen. The waveform at the output of A1 is included reveal- 
ing the transients associated with the charge injection action of the 
bootstrap loop. It can be seen that the standard circuit requires 
additional feedback capacitance in order to obtain a similarly 
damped response to the bootstrap circuit. 
-U,=-* _m 







Fig. 3 Step responses of bootstrap and standard circuits 
(i) Standard response with parasitic feedback capacitance only 
(ii) Standard response with parasitic + 1.8 pF feedback capacitance 
(iii) Bootstrap response with parasitic feedback capacitance only 
(iv) Output of bootstrap amplifier, AI 
Conclusions: In this Letter we have presented a simple example of 
a new shunt bootstrap amplifier based on two op-amps of the 
same type and shows that the techniques can be used to realise a 
faster response than is possible with a single op-amp alone. The 
bootstrap method may provide a viable design option for applica- 
tions with high gain (i.e. high RI) and requiring a wide bandwidth 
(where the bandwidth is limited by the parasitic effects of the 
input capacitance). 
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The responses predicted by eqn. 1 and eqn. 2 were used with val- 
ues for the op-amp and photodiode (Cs, 2- 80pF, Cs, = 20pF, R, 
= 1MR,f,  = 4MHz,f, - 40Hz, A, 2- IOs). Sufficient feedback 
capacitance was added in both models to obtain a critically 
damped response. The bootstrap model required a feedback 
capacitance of 1.4pF compared to 2.8pF in the standard model. 
The increase in bandwidth exhibited by the bootstrap circuit can 
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